Differential year

Back   Loomen   Schedule   Hrvatski

Computer Architecture (Differential programme) RZ108

ECTS 1 | P 10 | A 0 | L 5 | K 0 | ISVU 133664 | Academic year: 2019./2020.

Course groups

Prikaži sve grupe na predmetu

Course lecturers

HOCENSKI ŽELJKO, Lecturer
MATIĆ TOMISLAV (ml.), Associate

Course description

This differential course should expand the knowledge of students who graduated from professional study programmes or other branches, and which will be required in the graduate study programme. Microprocessors and embedded computers. Application of embedded computers in the automotive industry, traffic (train) management and information. Hierarchical architecture of process computer systems. Microprocessor modes. Microcontrollers. Examples of industrial applications of microprocessors with metering converters. Modern microprocessors. Multi-core processors. Programmable circuits. FPGA and applications. VHDL language for the design of digital and computer systems. Examples of basic circuit programming and work with FPGA (Spartan and E2LP) development systems.

Knowledge and skills acquired

In classes and by carrying out individual work, students acquire knowledge in the field of computer architecture based on a microprocessor and microcontroller and the basics of embedded computers. They learn the architecture of modern and multi-faceted computers, promote the independent work and application of the VHDL programming language for the design of digital and computer systems using the development environment and FPGA-based systems as Spartan and E2LP platforms.

Teaching methods

Lectures using multimedia presentations, self-studying using Loomen materials, assignments and their presentation, laboratory exercises with demonstration of problem solving, individual and teamwork problem solving, laboratory exercises on FPGA-based development systems and testing of their own circuits and smaller subsystems.

Student requirements

Defined by the Student evaluation criteria of the Faculty of Electrical Engineering, Computer Science and Information Technology Osijek and paragraph 1.9

Monitoring of students

Defined by the Student evaluation criteria of the Faculty of Electrical Engineering, Computer Science and Information Technology Osijek and paragraph 1.9

Student assessment

Assessment of seminar paper, laboratory exercises assessment and written assignment.

Obligatory literature

1. 1 Hocenski, Ž; Martinović G; Aleksi I. Arhitektura računala - Zbirka zadataka ETF Osijek 2010.

2. 2 Ž.Hocenski, I.Aleksi, G.Martinović Arhitektura računala - Zbirka zadataka ETF Osijek, 2010.

3. 3 Ž.Hocenski, I.Aleksi, R.Mijaković Arhitektura računala - Priručnik za laboratorijske vježbe ETF Osijek, 2010.


Pretraži literaturu na:

Recommended additional literature

1. 1 S. Ribarić Arhitektura računala Školska knjiga, Zagreb, 1990

2. 2 R.Williams Computer Systems Architecture Addison Wesley, 2001.

3. 3 J.L. Hennessy, D.A. Patterson Computer Architecture, A Quantitative Approach Morgan Kaufmann Publishers, 1990.

4. 4 V.P. Heuring, Harry F. Jordan Computer Systems Design and Architecture Addison-Wesley, 1997.

5. 5 V. A. Pedroni Circuit Design and Simulation with VHDL The MIT Press, 2010.

Examination methods

Seminar paper and a written exam.

Course assessment

Conducting university questionnaires on teachers (student-teacher relationship, transparency of assessment criteria, motivation for teaching, teaching clarity, etc.). Conducting Faculty surveys on courses (upon passing the exam, student self-assessment of the adopted learning outcomes and student workload in relation to the number of ECTS credits allocated to activities and courses as a whole).

Overview of course assesment

Learning outcomes
Upon successful completion of the course, students will be able to:

1. explain the computer system and microprocessor architecture

2. apply programming tools and environments for programme development

3. explain the advanced microprocessor architecture

4. test and evaluate a designed computer system

5. design a computer based system based on VHDL requirements



Aktivnosti studenta: Vidi tablicu aktivnosti